Skip to content
View pikipity's full-sized avatar

Block or report pikipity

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Toolbox-for-Adaptive-Fourier-Decomposition Toolbox-for-Adaptive-Fourier-Decomposition Public

    Toolbox of adaptive Fourier decomposition (AFD) for Python. The MAFD has been published in IEEE TSP (DOI: 10.1109/TSP.2022.3143723)

    Python 43 18

  2. SSVEP-Analysis-Toolbox SSVEP-Analysis-Toolbox Public

    Python package for SSVEP datasets and algorithms. Corresponding paper has been accepted by IEEE TNSRE (DOI: 10.1109/TNSRE.2024.3424410)

    Python 57 11

  3. Stimulus-stimulus_transfer_based_on_time-frequency-joint_representation_SSVEP_BCIs Stimulus-stimulus_transfer_based_on_time-frequency-joint_representation_SSVEP_BCIs Public

    Simulations of stimulus-stimulus transfer based on time-frequency-joint representation in SSVEP-based BCIs. The proposed stimulus-stimulus transfer method has been published in IEEE TBME (DOI: 10.1…

    MATLAB 11 1

  4. Compact-Artificial-Neural-Network-SSVEP Compact-Artificial-Neural-Network-SSVEP Public

    The related paper has been published in IEEE TNSRE (DOI: 10.1109/TNSRE.2023.3276745)

    Python 5

  5. Online-Adaptation-Framework-of-CA-based-SSVEP-Spatial-Filtering-Methods Online-Adaptation-Framework-of-CA-based-SSVEP-Spatial-Filtering-Methods Public

    Codes of unified online adaptation Framework for correlation analysis-based spatial filtering methods in SSVEP-based BCIs. Related paper has been accepted by IEEE JBHI. DOI: 10.1109/JBHI.2026.3689883

    MATLAB 2

  6. FPGA-Laboratory FPGA-Laboratory Public

    Example Codes for EIE330 FPGA-Based System Design

    Verilog 3 1