Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
listen to pcm sound over the internal pc speaker
Sigma-Delta Analog to Digital Converter in FPGA (VHDL)
Multi-level second-order (Silva Steensgaard Structure) delta-sigma modulator
ΠΠΈΠΏΠ»ΠΎΠΌΠ½Π°Ρ ΡΠ°Π±ΠΎΡΠ° ΡΠΏΠ΅ΡΠΈΠ°Π»ΠΈΡΡΠ° Π·Π° 2015 Π³ΠΎΠ΄ Π½Π° ΡΠ΅ΠΌΡ "ΠΠΊΡΡΡΠΈΡΠ΅ΡΠΊΠ°Ρ ΡΠΈΡΡΠ΅ΠΌΠ° ΠΌΠΎΠ½ΠΈΡΠΎΡΠΈΠ½Π³Π° Π½Π° ΠΎΡΠ½ΠΎΠ²Π΅ ΠΏΡΠΎΡΡΡΠ°Π½ΡΡΠ²Π΅Π½Π½ΠΎΠΉ ΡΠΈΠ»ΡΡΡΠ°ΡΠΈΠΈ Π·Π²ΡΠΊΠΎΠ²ΡΡ ΡΠΈΠ³Π½Π°Π»ΠΎΠ²".
All digital lowpas delta-sigma modulator (+digital up-converter) tune to fmax = 9 MHz
ΣΠADC for Precision Signal Acquisition in 90 nm CMOS
Analog to digital drivers for Sigma Delta Modulators with high level interfaces
Code for designing sigma delta modulator loop filters with optimal properties.
For collaboration in ECSE 444
ESP8266_RTOS_SDK sigma-delta module driver
Add a description, image, and links to the sigma-delta-modulation topic page so that developers can more easily learn about it.
To associate your repository with the sigma-delta-modulation topic, visit your repo's landing page and select "manage topics."